NX2309



SINGLE SUPPLY 12V SYNCHRONOUS PWM CONTROLLER WITH NMOS LDO CONTROLLER

PRELIMINARY DATA SHEET

Pb Free Product

- FEATURES

DESCRIPTION

12V PWM controller plus LDO controller

The NX2309 controller IC is a combination synchronous Buck and LDO controller IC designed to convert single 12V supply to low cost dual on board supply applications. The synchronous controller is used for high current high efficiency step down DC to DC converter applications while the LDO controller in conjunction with an external low cost N ch MOSFET can be used as a very low drop out regulator in applications such as converting 3.3V to 2.5V output. Internal UVLO keeps both regulators off until the supply voltage exceeds 9V where independent internal digital soft starts get initiated to ramp up both outputs. The switching section has fixed hiccup current limit by sensing the Rdson of synchronous MOSFET. The LDO controller has Feedback Under Voltage Lock Out as a short circuit protection. Other features includes: 12V gate drive capability, Adaptive dead band control.

- Fixed hiccup current limit by sensing Rdson of
- MOSFET 12V high side and low side driver
- Fixed internal 300kHz for switching controller
- Dual Independent Digital Soft Start Function
- Adaptive Deadband Control
- Shut Down switching via pulling down COMP pin
 - Pb-free and RoHS compliant

= APPLICATIONS

- PCI Graphic Card on board converters
- Mother board On board DC to DC applications On board Single Supply 12V DC to DC such as
- 12V to 3.3V, 2.5V or 1.8V
- Set Top Box and LCD Display

TYPICAL APPLICATION




Figure1 - Typical application of NX2309

- ORDERING INFORMATION

Device	Temperature	Package	Frequency	Pb-Free
NX2309CUTR	0 to 70°C	MSOP - 10L	300kHz	Yes
NX2309CMTR	0 to 70°C	MLPD - 10L	300kHz	Yes




ABSOLUTE MAXIMUM RATINGS(NOTE1)

Vcc to PGND & BST to SW voltage	0.3V to 16V
BST to PGND Voltage	0.3V to 35V
SW to PGND	2V to 35V
All other pins	0.3V to 6.5V
Storage Temperature Range	65°C to 150°C
Operating Junction Temperature Range	40°C to 125°C

CAUTION: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

PACKAGE INFORMATION



ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over Vcc =12V, V_{BST} - V_{SW} =12V, and T_A = 0 to 70°C. Typical values refer to T_A = 25°C.

PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Reference Voltage						
Ref Voltage	V _{REF}			0.8		V
Ref Voltage line regulation		10V<=VCC<=14V		0.2		%
Supply Voltage(Vcc)						
V _{CC} Voltage Range	V _{cc}		7		14	V
V _{CC} Supply Current	I _{CC} (Static)	Outputs not switching		5		mA
(Static)						
V _{CC} Supply Current	I _{cc}	C _L =3300PF		17		mA
(Dynamic)	(Dynamic)					
Supply Voltage(V _{BST)}						
V _{BST} Voltage Range	V_{BST} to V_{SW}		7		14	V
V _{BST} Supply Current	V _{BST}	C _L =3300PF		12		mA
	(Dynamic)					
Under Voltage Lockout						
V _{CC} -Threshold	V _{CC} _UVLO	V _{CC} Rising		6.6		V
V _{CC} -Hysteresis	V _{CC} _Hyst	V _{CC} Falling		0.3		V

11861 Western Avenue, Garden Grove, CA. 92841, 800-877-6458, 714-898-8121, Fax: 714-893-2570



PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Oscillator						
Frequency	Fs			300		KHz
Ramp-Amplitude Voltage	V _{RAMP}			1.1		V
Max Duty Cycle				95		%
Min Duty Cycle					0	%
Error Amplifiers						
Open Loop Gain			50	65		dB
Transconductance	gm			2000		umho
Input Bias Current	lb				100	nA
EN & SS						
Soft Start time	Tss			6.8		mS
Comp SD threshold				0.2		V
High Side Driver, Hdrv, BST,						
SW (C _L =3300pF)						
Output Impedance , Sourcing Current	R _{source} (Hdrv)	I=200mA		3.6		ohm
Output Impedance , Sinking	R _{sink} (Hdrv)	I=200mA		1		ohm
Current						
Rise Time	THdrv(Rise)	10% to 90%		30		ns
Fall Time	THdrv(Fall)	90% to 10%		20		ns
Deadband Time	Tdead(L to H)	Ldrv going Low to Hdrv going High, 10% to 10%		50		ns
Low Side Driver , Ldrv,						
PVcc, Pgnd(C _L =3300pF)						
Output Impedance, Sourcing Current	R _{source} (Ldrv)	I=200mA		2.2		ohm
Output Impedance, Sinking Current	R _{sink} (Ldrv)	I=200mA		1		ohm
Rise Time	TLdrv(Rise)	10% to 90%		30		ns
Fall Time	TLdrv(Fall)	90% to 10%		20		ns
Deadband Time	Tdead(H to L)	SW going Low to Ldrv going High, 10% to 10%		50		ns
LDO Controller						
FB Pin- Bias Current					100	nA
High Output Voltage				11.1		V
Low Output Voltage				0.2		V
High Output Source Current				1.9		mA
Low Output Sink Current				0.9		mA
Open Loop Gain		GBNT(NOTE 2)	50	1		db
FB Under Voltage trip point		. ,	-	50		%
Fixed OCP				1		
OCP Voltage Threshold				240		mV



NOTE1: In actual circuit application, the ENSW pin is used to program converter start up and hysteresis threshold voltage.

NOTE2: This parameter is guaranteed by design but not tested in production(GBNT).

PIN DESCRIPTIONS					
PIN #	PIN SYMBOL	PIN DESCRIPTION			
5	VCC	Power supply voltage. A high freq 1uF ceramic capacitor is placed as close as possible to and connected to this pin and ground pin. The maximum rating of this pin is 16V.			
1	BST	This pin supplies voltage to high side FET driver. A high freq 0.1uF ceramic capacitor is placed as close as possible to and connected to this pin and SW pin.			
3	GND	Power ground.			
8	FB	This pin is the error amplifiers inverting input. This pin is connected via resistor divider to the output of the switching regulator to set the output DC voltage.			
9	COMP	This pin is the output of the error amplifier and together with FB pin is used to compensate the voltage control feedback loop. This pin is also used as a shut down pin. When this pin is pulled below 0.2V, both drivers are turned off and internal soft start is reset.			
10	SW	This pin is connected to source of high side FETs and provide return path for the high side driver. It is also used to hold the low side driver low until this pin is brought low by the action of high side turning off. LDRV can only go high if SW is below 1V threshold.			
2	HDRV	High side gate driver output.			
4	LDRV	Low side gate driver output.			
6	LDO_FB	LDO controller feedback input. This pin is connected via resistor divider to the output of the switching regulator to set the output DC voltage. If the LDOFB pin is pulled below 0.4V, an internal comparator after a delay pulls down LDOOUT pin and initiates the HICCUP circuitry. During the startup this latch is not activated, allowing the LDOFB pin to come up and follow the soft started Vref voltage.			
7	LDO_OUT	LDO controller output. This pin is controlling the gate of an external NCH MOSFET. The maximum rating of this pin is 16V.			



BLOCK DIAGRAM




Figure 2 - Simplified block diagram of the NX2309



Symbol Used In Application Information:

Vin	 Input voltage
VIN	- Input voltage

- Vout Output voltage
- IOUT Output current
- ΔV_{RIPPLE} Output voltage ripple
- Fs Switching frequency
- ΔI_{RIPPLE} Inductor current ripple

Design Example

Power stage design requirements: $V_{IN}=12V$ $V_{OUT}=1.8V$ $I_{OUT}=10A$ $\Delta V_{RIPPLE} <= 25mV$ $\Delta V_{TRAN} <= 100mV$ @ 5A step Fs=300kHz

Output Inductor Selection

The selection of inductor value is based on inductor ripple current, power rating, working frequency and efficiency. Larger inductor value normally means smaller ripple current. However if the inductance is chosen too large, it brings slow response and lower efficiency. Usually the ripple current ranges from 20% to 40% of the output current. This is a design freedom which can be decided by design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$L_{\text{OUT}} = \frac{V_{\text{IN}} - V_{\text{OUT}}}{I_{\text{RIPPLE}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \frac{1}{F_{\text{s}}} \qquad ...(1)$$
$$I_{\text{RIPPLE}} = k \times I_{\text{OUTPUT}}$$

where k is between 0.2 to 0.4. Select k=0.4, then

$$L_{OUT} = \frac{12V - 1.8V}{0.4 \times 10A} \times \frac{1.8V}{12V} \times \frac{1}{300 \text{kHz}}$$
$$L_{OUT} = 1.3 \text{uH}$$

Choose Lout=1.5uH, then coilcraft inductor DO5010P-152HC is a good choice.

Current Ripple is calculated as

$$I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{L_{OUT}} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_{s}}$$

= $\frac{12V - 1.8V}{1.5uH} \times \frac{1.8V}{12V} \times \frac{1}{300kHz} = 3.4A$...(2)

Output Capacitor Selection

Output capacitor is basically decided by the amount of the output voltage ripple allowed during steady state(DC) load condition as well as specification for the load transient. The optimum design may require a couple of iterations to satisfy both condition.

Based on DC Load Condition

The amount of voltage ripple during the DC load condition is determined by equation(3).

$$\Delta V_{\text{RIPPLE}} = \text{ESR} \times \Delta I_{\text{RIPPLE}} + \frac{\Delta I_{\text{RIPPLE}}}{8 \times F_{\text{S}} \times C_{\text{OUT}}} \quad ...(3)$$

Where ESR is the output capacitors' equivalent series resistance, $C_{_{OUT}}$ is the value of output capacitors.

Typically when large value capacitors are selected such as Aluminum Electrolytic, POSCAP and OSCON types are used, the amount of the output voltage ripple is dominated by the first term in equation(3) and the second term can be neglected.

For this example, OSCON are chosen as output capacitors, the ESR and inductor current typically determines the output voltage ripple.

$$\mathsf{ESR}_{\mathsf{desire}} = \frac{\Delta V_{\mathsf{RIPPLE}}}{\Delta I_{\mathsf{RIPPLE}}} = \frac{25 \text{mV}}{3.4 \text{A}} = 7.3 \text{m}\Omega \qquad \dots (4)$$

If low ESR is required, for most applications, multiple capacitors in parallel are better than a big capacitor. For example, for 25mV output ripple, OSCON 4SEPC560M with $7m\Omega$ are chosen.

$$N = \frac{E S R_{E} \times \Delta I_{RIPPLE}}{\Delta V_{RIPPLE}} \qquad ...(5)$$

Number of Capacitor is calculated as

$$\mathsf{N} = \frac{\mathsf{7m}\,\Omega \times 3.4\mathsf{A}}{\mathsf{25m}\,\mathsf{V}}$$

N =0.95

The number of capacitor has to be round up to a integer. Choose N = 1.



If ceramic capacitors are chosen as output capacitors, both terms in equation (3) need to be evaluated to determine the overall ripple. Usually when this type of capacitors are selected, the amount of capacitance per single unit is not sufficient to meet the transient specification, which results in parallel configuration of multiple capacitors.

For example, one 100uF, X5R ceramic capacitor with $2m\Omega$ ESR is used. The amount of output ripple is

$$\Delta V_{\text{RIPPLE}} = 2m\Omega \times 3.4\text{A} + \frac{3.4\text{A}}{8 \times 300\text{kHz} \times 100\text{uF}}$$
$$= 6.8\text{mV} + 14.1\text{mV} = 20.9\text{mV}$$

Although this meets DC ripple spec, however it needs to be studied for transient requirement.

Based On Transient Requirement

Typically, the output voltage droop during transient is specified as

 $\Delta V_{droop} < \Delta V_{tran}$ @step load ΔI_{step}

During the transient, the voltage droop during the transient is composed of two sections. One section is dependent on the ESR of capacitor, the other section is a function of the inductor, output capacitance as well as input, output voltage. For example, for the overshoot when load from high load to light load with a ΔI_{STEP} transient load, if assuming the bandwidth of system is high enough, the overshoot can be estimated as the following equation.

$$\Delta V_{\text{overshoot}} = \text{ESR} \times \Delta I_{\text{step}} + \frac{V_{\text{OUT}}}{2 \times L \times C_{\text{OUT}}} \times \tau^2 \qquad \dots (6)$$

where t is the a function of capacitor, etc.

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}}}{V_{\text{OUT}}} - \text{ESR} \times C_{\text{OUT}} & \text{if } L \geq L_{\text{crit}} & \dots(7) \end{cases}$$

where

$$L_{crit} = \frac{ESR \times C_{OUT} \times V_{OUT}}{\Delta I_{step}} = \frac{ESR_E \times C_E \times V_{OUT}}{\Delta I_{step}} \quad ...(8)$$

where ESR_{e} and C_{e} represents ESR and capacitance of each capacitor if multiple capacitors are used in parallel.

The above equation shows that if the selected out-

put inductor is smaller than the critical inductance, the voltage droop or overshoot is only dependent on the ESR of output capacitor. For low frequency capacitor such as electrolytic capacitor, the product of ESR and capacitance is high and $L \leq L_{crit}$ is true. In that case, the transient spec is mostly like to dependent on the ESR of capacitor.

Most case, the output capacitor is multiple capacitor in parallel. The number of capacitor can be calculated by the following

$$N = \frac{ESR_{E} \times \Delta I_{step}}{\Delta V_{tran}} + \frac{V_{OUT}}{2 \times L \times C_{E} \times \Delta V_{tran}} \times \tau^{2} \quad ...(9)$$

where

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}}}{V_{\text{OUT}}} - \text{ESR}_{\text{E}} \times C_{\text{E}} & \text{if } L \geq L_{\text{crit}} & \dots (10) \end{cases}$$

For example, assume voltage droop during transient is 100mV for 5A load step.

If the OSCON 4SEPC560M (560uF, 7mohm ESR) is used, the crticial inductance is given as

$$L_{crit} = \frac{ESR_E \times C_E \times V_{OUT}}{\Delta I_{step}} = \frac{7m\Omega \times 560\mu F \times 1.8V}{5A} = 1.42\mu H$$

The selected inductor is 1.5uH which is bigger than critical inductance. In that case, the output voltage transient not only dependent on the ESR, but also capacitance.

number of capacitor is

$$\tau = \frac{L \times \Delta I_{step}}{V_{OUT}} - ESR_E \times C_E$$
$$= \frac{1.5\mu H \times 5A}{1.8V} - 7m\Omega \times 560\mu F = 0.25us$$

$$N = \frac{ESR_E \times \Delta I_{step}}{\Delta V_{tran}} + \frac{V_{OUT}}{2 \times L \times C_E \times \Delta V_{tran}} \times \tau^2$$
$$= \frac{7m\Omega \times 5A}{100mV} + \frac{1.8V}{2 \times 1.5 \mu H \times 560 \mu F \times 100mV} \times (0.25 \text{ us})^2$$
$$= 0.35$$



NX2309

The number of capacitors has to satisfied both ripple and transient requirement. Overall, we choose N=1.

It should be considered that the proposed equation is based on ideal case, in reality, the droop or overshoot is typically more than the calculation. The equation gives a good start. For more margin, more capacitors have to be chosen after the test. Typically, for high frequency capacitor such as high quality POSCAP especially ceramic capacitor, 20% to 100% (for ceramic) more capacitors have to be chosen since the ESR of capacitors is so low that the PCB parasitic can affect the results tremendously. More capacitors have to be selected to compensate these parasitic parameters.

Compensator Design

Due to the double pole generated by LC filter of the power stage, the power system has 180° phase shift, and therefore, is unstable by itself. In order to achieve accurate output voltage and fast transient response, compensator is employed to provide highest possible bandwidth and enough phase margin. Ideally, the Bode plot of the closed loop system has crossover frequency between 1/10 and 1/5 of the switching frequency, phase margin greater than 50° and the gain crossing 0dB with -20dB/decade. Power stage output capacitors usually decide the compensator type. If electrolytic capacitors are chosen as output capacitors, type II compensator can be used to compensate the system, because the zero caused by output capacitor ESR is lower than crossover frequency. Otherwise type III compensator should be chosen.

A. Type III compensator design

For low ESR output capacitors, typically such as Sanyo oscap and poscap, the frequency of ESR zero caused by output capacitors is higher than the crossover frequency. In this case, it is necessary to compensate the system with type III compensator. The following figures and equations show how to realize the type III compensator by transconductance amplifier.

$$F_{z_1} = \frac{1}{2 \times \pi \times R_4 \times C_2} \qquad \dots (11)$$

$$F_{z_2} = \frac{1}{2 \times \pi \times (R_2 + R_3) \times C_3}$$
 ...(12)

$$_{1} = \frac{1}{2 \times \pi \times R_{3} \times C_{3}} \qquad \dots (13)$$

$$F_{P2} = \frac{1}{2 \times \pi \times R_4 \times \frac{C_1 \times C_2}{C_1 + C_2}} \qquad \dots (14)$$

where F_{Z1} , F_{Z2} , F_{P1} and F_{P2} are poles and zeros in the compensator.

The transfer function of type III compensator for transconductance amplifier is given by:

$$\frac{V_{e}}{V_{OUT}} = \frac{1 - g_{m} \times Z_{f}}{1 + g_{m} \times Z_{in} + Z_{in} / R_{1}}$$

For the voltage amplifier, the transfer function of compensator is

$$\frac{V_{e}}{V_{OUT}} = \frac{-Z_{f}}{Z_{in}}$$

 F_{P}

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: R4>>2/gm. And it would be desirable if R1||R2||R3>>1/gm can be met at the same time,






Figure 3 - Type III compensator using transconductance amplifier



Case 1: $F_{LC} < F_{O} < F_{ESR}$ (for most ceramic or low ESR POSCAP, OSCON)





Typical design example of type III compensator in which the crossover frequency is selected as F_{LC} < F_{O} < F_{ESR} and F_{O} <=1/10~1/5 F_{s} is shown as the following steps.

1. Calculate the location of LC double pole $\rm F_{\tiny LC}$ and ESR zero $\rm F_{\tiny ESR}.$

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
$$= \frac{1}{2 \times \pi \times \sqrt{1.5 uH \times 560 uF}}$$
$$= 5.5 kHz$$
$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$
$$= \frac{1}{2 \times \pi \times 7m\Omega \times 560 uF}$$

= 40.6kHz

2. Set R_2 equal to 10k Ω .

$$R_{1} = \frac{R_{2} \times V_{REF}}{V_{OUT} - V_{REF}} = \frac{10k\Omega \times 0.8V}{1.8V - 0.8V} = 8k\Omega$$

Choose $R_1 = 8.06 k\Omega$.

3. Set zero
$$F_{Z2} = F_{LC}$$
 and $F_{p1} = F_{ESR}$, calculate $C_{3.}$

$$C_{3} = \frac{1}{2 \times \pi \times R_{2}} \times (\frac{1}{F_{z2}} - \frac{1}{F_{p1}})$$

= $\frac{1}{2 \times \pi \times 10 k\Omega} \times (\frac{1}{5.5 \text{ kHz}} - \frac{1}{40.6 \text{ kHz}})$
= 2.5 nF

Choose C₃=2.7nF.

4. Calculate R_4 with the crossover frequency at 1/ 10~ 1/5 of the switching frequency. Set F_0 =30kHz.

$$R_{4} = \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_{O} \times L}{C_{3}} \times C_{out}$$
$$= \frac{1.1V}{12V} \times \frac{2 \times \pi \times 30 \text{kHz} \times 1.5 \text{uH}}{2.7 \text{nF}} \times 560 \text{uF}$$
$$= 5.38 \text{k}\Omega$$

Choose $R_4 = 5.36 k\Omega$.

5. Calculate C_2 with zero F_{z1} at 75% of the LC double pole by equation (11).

$$C_{2} = \frac{1}{2 \times \pi \times F_{z1} \times R_{4}}$$
$$= \frac{1}{2 \times \pi \times 0.75 \times 5.5 \text{kHz} \times 5.36 \text{k}\Omega}$$
$$= 7.1\text{nF}$$

Choose $C_2 = 6.8$ nF.

6. Calculate C_1 by equation (14) with pole F_{p_2} at half the switching frequency.

$$C_{1} = \frac{1}{2 \times \pi \times R_{4} \times F_{P2}}$$
$$= \frac{1}{2 \times \pi \times 5.36 k\Omega \times 150 kHz}$$
$$= 197 pF$$


Choose C_1 =200pF. 7. Calculate R_3 by equation (13) with $F_{p1} = F_{ESR}$.


Rev. 2.0 12/19/05 Microsemi Analog Mixed Signal Group 11861 Western Avenue, Garden Grove, CA. 92841, 800-877-6458, 714-898-8121, Fax: 714-893-2570




$$R_{3} = \frac{1}{2 \times \pi \times F_{P1} \times C_{3}}$$
$$= \frac{1}{2 \times \pi \times 40.6 \text{kHz} \times 2.5 \text{nF}}$$
$$= 1.45 \text{k}\Omega$$

Choose $R_3 = 1.43 k\Omega$.







If electrolytic capacitors are used as output capacitors, typical design example of type III compensator in which the crossover frequency is selected as F_{LC} < F_{ESR} < F_{O} and F_{O} <=1/10~1/5 F_{s} is shown as the following steps. Here two SANYO MV-WG1000 with 30 m Ω is chosen as output capacitor, output inductor is 2.2uH. See figure 18.

1. Calculate the location of LC double pole $\rm F_{LC}$ and ESR zero $\rm F_{_{ESR}}.$

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
$$= \frac{1}{2 \times \pi \times \sqrt{2.2 \text{uH} \times 2000 \text{uF}}}$$
$$= 1.8 \text{kHz}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$
$$= \frac{1}{2 \times \pi \times 15m\Omega \times 2000 uF}$$
$$= 5.3 kHz$$

2. Set R_2 equal to $15k\Omega$.

 $R_{1} = \frac{R_{2} \times V_{REF}}{V_{OUT} - V_{REF}} = \frac{15k\Omega \times 0.8V}{1.8V - 0.8V} = 12k\Omega$ Choose R₁=12kΩ. 3. Set zero F₂₂ = F_{LC} and F_{p1} =F_{ESR}. 4. Calculate C₃.

$$C_{3} = \frac{1}{2 \times \pi \times R_{2}} \times (\frac{1}{F_{z2}} - \frac{1}{F_{p1}})$$
$$= \frac{1}{2 \times \pi \times 15 k\Omega} \times (\frac{1}{1.8 kHz} - \frac{1}{5.3 kHz})$$
$$= 2.4 nF$$

Choose $C_3=2.7$ nF. 5. Calculate R_3 .

$$R_{3} = \frac{1}{2 \times \pi \times F_{P1} \times C_{3}}$$
$$= \frac{1}{2 \times \pi \times 5.3 \text{kHz} \times 2.7\text{F}}$$
$$= 11.1\text{k}\Omega$$

Choose $R_3 = 11k\Omega$. 6. Calculate R_4 with $F_0 = 30$ kHz.

$$R_{4} = \frac{V_{osc}}{V_{in}} \times \frac{2 \times \pi \times F_{o} \times L}{ESR} \times \frac{R_{2} \times R_{3}}{R_{2} + R_{3}}$$
$$= \frac{1.1V}{12V} \times \frac{2 \times \pi \times 30 \text{kHz} \times 2.2 \text{uH}}{15 \text{m}\Omega} \times \frac{15 \text{k}\Omega \times 11 \text{k}\Omega}{15 \text{k}\Omega + 11 \text{k}\Omega}$$
$$= 16 \text{k}\Omega$$

Choose R_4 =16k Ω . 7. Calculate C_2 with zero F_{z1} at 75% of the LC double pole by equation (11).

$$C_{2} = \frac{1}{2 \times \pi \times F_{z_{1}} \times R_{4}}$$
$$= \frac{1}{2 \times \pi \times 0.75 \times 1.8 \text{ kHz} \times 16 \text{ k}\Omega}$$
$$= 4.2 \text{ nF}$$

Choose C₂=4.7nF. 8. Calculate C₁ by equation (14) with pole F_{p2} at half the switching frequency.

Microsemi Analog Mixed Signal Group 11861 Western Avenue, Garden Grove, CA. 92841, 800-877-6458, 714-898-8121, Fax: 714-893-2570



$$C_{1} = \frac{1}{2 \times \pi \times R_{4} \times F_{P2}}$$
$$= \frac{1}{2 \times \pi \times 16 k\Omega \times 150 kHz}$$
$$= 66 pF$$
Choose C₁=68pF.

B. Type II compensator design

If the electrolytic capacitors are chosen as power stage output capacitors, usually the Type II compensator can be used to compensate the system.

For this type of compensator, F_o has to satisfy $F_{LC} < F_{ESR} < < F_o <= 1/10 \sim 1/5F_s$.

Case 1:

Type II compensator can be realized by simple RC circuit as shown in figure 14. R_3 and C_1 introduce a zero to cancel the double pole effect. C_2 introduces a pole to suppress the switching noise.

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: $R_3 >> 1/gm$ and $R_1 ||R_2 >> 1/gm$. The following equations show the compensator pole zero location and constant gain.

$$Gain = \frac{R_3}{R_2} \qquad \dots (15)$$

$$F_z = \frac{1}{2 \times \pi \times R_3 \times C_1} \qquad \dots (16)$$

$$F_p \approx \frac{1}{2 \times \pi \times R_3 \times C_2} \qquad \dots (17)$$




Figure 6 - Bode plot of Type II compensator




Figure 7 - Type II compensator with transconductance amplifier(case 1)

The following parameters are used as an example for type II compensator design, three 1500uF with 19mohm Sanyo electrolytic CAP 6MV1500WGL are used as output capacitors. Coilcraft DO5010P-152HC 1.5uH is used as output inductor. See figure 19. The power stage information is that: $V_{IN}=12V$, $V_{OUT}=1.2V$, $I_{OUT}=12A$, Fs=300kHz.

1.Calculate the location of LC double pole $\rm F_{LC}$ and ESR zero $\rm F_{ESR}.$



$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
$$= \frac{1}{2 \times \pi \times \sqrt{1.5 \text{uH} \times 4500 \text{uF}}}$$
$$= 1.94 \text{kHz}$$
$$F_{ESR} = \frac{1}{2 \times \pi \times \text{ESR} \times C_{OUT}}$$

$$=\frac{1}{2\times\pi\times6.33\mathrm{m}\Omega\times4500\mathrm{uF}}$$
$$=5.6\mathrm{kHz}$$

2.Set crossover frequency Fo=30kHz>>F_{ESR}. 3. Set R_2 equal to 10k Ω . Based on output voltage, using equation 21, the final selection of R_1 is $20k\Omega$.

4.Calculate R₃ value by the following equation.

$$R_{3} = \frac{V_{osc}}{V_{in}} \times \frac{2 \times \pi \times F_{o} \times L}{ESR} \times R_{2}$$
$$= \frac{1.1V}{12V} \times \frac{2 \times \pi \times 30 \text{ kHz} \times 1.5 \text{ uH}}{6.33 \text{ m}\Omega} \times 10 \text{ k}\Omega$$
$$= 37.2 \text{ k}\Omega$$

Choose $R_3 = 37.4 k\Omega$.

5. Calculate C₁ by setting compensator zero F₂ at 75% of the LC double pole.

$$C_{1} = \frac{1}{2 \times \pi \times R_{3} \times F_{z}}$$
$$= \frac{1}{2 \times \pi \times 37.4 k\Omega \times 0.75 \times 1.94 kHz}$$
$$= 2.9 nF$$

Choose C₁=2.7nF.

6. Calculate C₂ by setting compensator pole F_p at half the swithing frequency.

$$C_{2} = \frac{1}{\pi \times R_{3} \times F_{s}}$$
$$= \frac{1}{\pi \times 37.4 \,\mathrm{k}\,\Omega \times 150 \,\mathrm{k}\,\mathrm{H}\,z}$$
$$= 57 \,\mathrm{p}\,\mathrm{F}$$

Choose C₂=56pF.

Case 2:

F =-

Type II compensator can also be realized by simple RC circuit without feedback as shown in figure 15. R₃ and C_1 introduce a zero to cancel the double pole effect. C₂ introduces a pole to suppress the switching noise. The following equations show the compensator pole zero location and constant gain.

$$Gain=g_{m} \times \frac{R_{1}}{R_{1}+R_{2}} \times R_{3} \qquad \dots (18)$$

(19)

$$F_{p} \approx \frac{1}{2 \times \pi \times R_{3} \times C_{1}} \qquad \dots (20)$$




Figure 8 - Type II compensator with transconductance amplifier(case 2)

The following is parameters for type II compensator design. Input voltage is 12V, output voltage is 2.5V, output inductor is 2.2uH, output capacitors are two 680uF with $41m\Omega$ electrolytic capacitors. See figure 20.

1.Calculate the location of LC double pole F_{1C} and ESR zero F_{ESR}.

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
$$= \frac{1}{2 \times \pi \times \sqrt{2.2 uH \times 1360 uF}}$$
$$= 2.9 kHz$$



$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$
$$= \frac{1}{2 \times \pi \times 20.5 \text{m}\Omega \times 1360 \text{uF}}$$
$$= 5.7 \text{kHz}$$

2.Set R₂ equal to10k Ω . Using equation 18, the final selection of R₁ is 4.7k Ω .

3. Set crossover frequency at $1/10 \sim 1/5$ of the swithing frequency, here Fo=30kHz.

4. Calculate R_3 value by the following equation.

$$R_{3} = \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_{O} \times L}{R_{ESR}} \times \frac{1}{g_{m}} \times \frac{V_{OUT}}{V_{REF}}$$
$$= \frac{1.1V}{12} \times \frac{2 \times \pi \times 30 \text{kHz} \times 2.2 \text{uH}}{20.5 \text{m}\Omega} \times \frac{1}{2 \text{mA/V}}$$
$$\times \frac{2.5V}{0.8V}$$
$$= 2.9 \text{k}\Omega$$

Choose $R_3 = 2.87 k\Omega$.

5. Calculate $\rm C_1$ by setting compensator zero $\rm F_z$ at 75% of the LC double pole.

$$C_{1} = \frac{1}{2 \times \pi \times R_{3} \times F_{z}}$$
$$= \frac{1}{2 \times \pi \times 2.87 k\Omega \times 0.75 \times 2.9 kHz}$$
$$= 25 nF$$

Choose C₁=27nF.

6. Calculate $\rm C_2$ by setting compensator pole $\,F_{\rm p}\,$ at half the swithing frequency.

$$C_{2} = \frac{1}{\pi \times R_{3} \times F_{s}}$$
$$= \frac{1}{\pi \times 2.87 \text{ k} \Omega \times 150 \text{ kHz}}$$
$$= 369 \text{ pF}$$

Choose C₂=390pF.

Output Voltage Calculation

Output voltage is set by reference voltage and external voltage divider. The reference voltage is fixed at 0.8V. The divider consists of two ratioed resistors so that the output voltage applied at the Fb pin is 0.8V when the output voltage is at the desired value. The following equation applies to figure 9, which shows the relationship between $V_{\rm OUT}$, $V_{\rm REF}$ and voltage divider.




Figure 9 - Voltage divider

$$R_{1} = \frac{R_{2} \times V_{REF}}{V_{OUT} - V_{REF}}$$
 ...(21)

where R_2 is part of the compensator, and the value of R_1 value can be set by voltage divider.

See compensator design for R_1 and R_2 selection.

Input Capacitor Selection

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply switching current to the MOSFETs. Usually 1uF ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitors are decided by voltage rating and RMS current rating. The RMS current in the input capacitors can be calculated as:

$$I_{RMS} = I_{OUT} \times \sqrt{D} \times \sqrt{1 - D}$$
$$D = \frac{V_{OUT}}{V_{IN}} \qquad ...(22)$$

 $V_{IN} = 12V$, $V_{OUT} = 1.8V$, $I_{OUT} = 10A$, using equation (19), the result of input RMS current is 3.6A.

For higher efficiency, low ESR capacitors are recommended.

One Sanyo OS-CON 16SVP180M 16V 180uF 20m Ω with 3.64A RMS rating are chosen as input bulk capacitors.



Power MOSFETs Selection

The NX2309 requires two N-Channel power MOSFETs. The selection of MOSFETs is based on maximum drain source voltage, gate source voltage, maximum current rating, MOSFET on resistance and power dissipation. The main consideration is the power loss contribution of MOSFETs to the overall converter efficiency. In this design example, two IRFR3706 are **used.** They have the following parameters: V_{DS} =30V, I_{D} =75A, R_{DSON} =9m Ω , Q_{GATE} =23nC.

There are two factors causing the MOSFET power loss:conduction loss, switching loss.

Conduction loss is simply defined as:

$$\begin{split} & \mathsf{P}_{\mathsf{HCON}} = \mathsf{I}_{\mathsf{OUT}}^2 \times \mathsf{D} \times \mathsf{R}_{\mathsf{DS}(\mathsf{ON})} \times \mathsf{K} \\ & \mathsf{P}_{\mathsf{LCON}} = \mathsf{I}_{\mathsf{OUT}}^2 \times (1 - \mathsf{D}) \times \mathsf{R}_{\mathsf{DS}(\mathsf{ON})} \times \mathsf{K} \\ & \mathsf{P}_{\mathsf{TOTAL}} = \mathsf{P}_{\mathsf{HCON}} + \mathsf{P}_{\mathsf{LCON}} \end{split}$$
(23)

where the RDS(ON) will increases as MOSFET junction temperature increases, K is RDS(ON) temperature dependency. As a result, RDS(ON) should be selected for the worst case, in which K approximately equals to 1.4 at 125°C according to IRFR3706 datasheet. Conduction loss should not exceed package rating or overall system thermal budget.

Switching loss is mainly caused by crossover conduction at the switching transition. The total switching loss can be approximated.

$$\mathsf{P}_{\mathsf{SW}} = \frac{1}{2} \times \mathsf{V}_{\mathsf{IN}} \times \mathsf{I}_{\mathsf{OUT}} \times \mathsf{T}_{\mathsf{SW}} \times \mathsf{F}_{\mathsf{S}} \qquad \dots (24)$$

and T_r which can be found in mosfet datasheet, and Fs is switching frequency. Swithing loss Psw is frequency dependent.

Also MOSFET gate driver loss should be considered when choosing the proper power MOSFET. MOSFET gate driver loss is the loss generated by discharging the gate capacitor and is dissipated in driver circuits. It is proportional to frequency and is defined as:

$$P_{gate} = (Q_{HGATE} \times V_{HGS} + Q_{LGATE} \times V_{LGS}) \times F_{S} \qquad ...(25)$$

where QHGATE is the high side MOSFETs gate charge, QLGATE is the low side MOSFETs gate charge, VHGS is the high side gate source voltage, and V_{LGS} is the low side gate source voltage.

This power dissipation should not exceed maximum power dissipation of the driver device.

Over Current Limit Protection

Over current Limit for step down converter is achieved by sensing current through the low side MOSFET. For NX2309, the current limit is decided by the R_{DSON} of the low side mosfet. When synchronous FET is on, and the voltage on SW pin is below 240mV, the over current occurs. The over current limit can be calculated by the following equation.

$$\rm I_{SET}=240mV/R_{DSON}$$

The MOSFET $\mathrm{R}_{_{\mathrm{DSON}}}$ is calculated in the worst case situation, then the current limit for MOSFET IRFR3706 is

$$I_{\text{SET}} = \frac{240mV}{R_{\text{DSON}}} = \frac{240mV}{1.4 \times 9m\Omega} = 17A$$

LDO Selection Guide

V

NX2309 offers a LDO controller. The selection of MOSFET to meet LDO is more straight forward. The selection is that the Rdson of MOSFET should meet the dropout requirement. For example.

$$V_{LDOIN} = 1.8V$$

 $V_{LDOOUT} = 1.2V$
 $I_{Load} = 2A$
The maximum Rdson of Mi

The maximum Rdson of MOSFET should be

$$R_{RDSON} = (V_{LDOIN} - V_{LDOOUT}) \times I_{LOAD}$$
$$= (1.8V - 1.2V) / 2A = 0.3\Omega$$

Most of MOSFETs can meet the requirement. More important is that MOSFET has to be selected right package to handle the thermal capability. For LDO, maximum power dissipation is given as

$$P_{\text{LOSS}} = (V_{\text{LDOIN}} - V_{\text{LDOOUT}}) \times I_{\text{LOAD}}$$
$$= (1.8V - 1.2V) \times 2A = 1.2W$$

Select IR MOSFET IRFR3706 with $9m\Omega R_{DSON}$ is sufficient.

LDO Compensation


The diagram of LDO controller including VCC regulator is shown in above figure 9. For low frequency ca-




pacitor such as electrolytic, POSCAP, OSCON, etc, The compensation parameter can be calculated as follows.

 $C_{c} = \frac{1}{2 \times \pi \times F_{o} \times R_{f1}} \times \frac{g_{m} \times ESR}{1 + g_{m} \times ESR}$

where ${\rm F}_{\rm o}$ is the desired loop gain.





Typically, F_o has to be higher than zero caused by ESR. F_o is typically around several tens kHz to a few hundred kHz. For this example, we select Fo=100kHz. g_m is the forward trans-conductance of MOSFET.

For IRFR3706, g_m=53.

Select R₁₁=5kohm.

Output capacitor is Sanyo POSCAP 4TPE150MI with 150uF, ESR=18mohm.

$$C_{c} = \frac{1}{2 \times \pi \times 100 \text{kHz} \times 5 \text{k}\Omega} \times \frac{53 \times 18 \text{m}\Omega}{1 + 53 \times 18 \text{m}\Omega} = 155 \text{pF}$$

Choose C_c=150pF.

For electrolytic or POSCAP, $\rm R_{c}$ is typically selected to be zero.

 R_{f2} is determined by the desired output voltage

$$R_{f2} = R_{f1} \times V_{REF} / (V_{LDOOUT} - V_{REF})$$
$$= 5k\Omega \times 0.8V / (1.2V - 0.8) = 10k\Omega$$

Choose $R_{p} = 10k\Omega$.

Current Limit for LDO

Current limit of LDO is achieved by sensing the LDO feedback voltage. When LDO_FB pin is below 0.4V, the IC goes into hiccup mode. The IC will turn off all the channel for 2048 cycles and start to restart system again.

Layout Considerations

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

There are two sets of components considered in the layout which are power components and small signal components. Power components usually consist of input capacitors, high-side MOSFET, low-side MOSFET, inductor and output capacitors. A noisy environment is generated by the power components due to the switching power. Small signal components are connected to sensitive pins or nodes. A multilayer layout which includes power plane, ground plane and signal plane is recommended.

Layout guidelines:

1. First put all the power components in the top layer connected by wide, copper filled areas. The input capacitor, inductor, output capacitor and the MOSFETs should be close to each other as possible. This helps to reduce the EMI radiated by the power loop due to the high switching currents through them.

2. Low ESR capacitor which can handle input RMS ripple current and a high frequency decoupling ceramic cap which usually is 1uF need to be practically touching the drain pin of the upper MOSFET, a plane connection is a must.

3. The output capacitors should be placed as close as to the load as possible and plane connection is required.

4. Drain of the low-side MOSFET and source of the high-side MOSFET need to be connected thru a plane ans as close as possible. A snubber nedds to be placed as close to this junction as possible.

5. Source of the lower MOSFET needs to be connected to the GND plane with multiple vias. One is not enough. This is very important. The same applies to the output capacitors and input capacitors.

6. Hdrv and Ldrv pins should be as close to MOSFET gate as possible. The gate traces should be wide and short. A place for gate drv resistors is needed to fine tune noise if needed.



7. Vcc capacitor, BST capacitor or any other bypassing capacitor needs to be placed first around the IC and as close as possible. The capacitor on comp to GND or comp back to FB needs to be place as close to the pin as well as resistor divider.

8. The output sense line which is sensing output back to the resistor divider should not go through high frequency signals.

9. All GNDs need to go directly thru via to GND plane.

10. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC.

11. In multilayer PCB, separate power ground and analog ground. These two grounds must be connected together on the PC board layout at a single point. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function.